Ultra-High-Speed Reed-Solomon turbo decoder

نویسندگان

  • Camille LEROUX
  • Christophe JEGO
  • Patrick ADDE
  • Michel JEZEQUEL
چکیده

—This article presents an FPGA implementation of an ultra-high-speed Reed-Solomon (RS) turbo decoder. A performance analysis is performed showing that RS Block Turbo Codes (RS-BTC) have decoding performance equivalent to Bose Ray-Chaudhuri Hocquenghem-Block Turbo Codes (BCH-BTC). A ratio between the decoder throughput and the decoder area is used to show the higher ef ciency of the RS full parallel turbo decoder. Finally an implementation of a RS(31,29) block turbo decoder on a high performance board including 6 Xilinx Virtex5 FPGAs is detailed. The resulting turbo decoder has an information throughput above 6Gb/s while the working frequency is only 45MHz.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

On the higher ef ciency of parallel Reed-Solomon turbo-decoding

—In this paper, we demonstrate the higher hardware ef ciency of Reed-Solomon (RS) parallel turbo decoding compared with BCH parallel turbo decoding. Based on an innovative architecture, this is the rst implementation of fully parallel RS turbo decoder. A performance analysis is performed showing that RS Block Turbo Codes (RS-BTC) have decoding performance equivalent to Bose Ray-Chaudhuri Hocque...

متن کامل

FPGA Prototyping Approach for the Validation of Efficient Iterative Decoders in Digital Communication Systems

Algorithm-Architecture-Matching approach for iterative processing (“turbo” principle) in the digital communications systems can be applied for designing efficient architectures. In this context, rapid prototyping is an important step in the development and verification of architectural solutions. The goal is to replace time-consuming simulations based on abstract models of the system with realt...

متن کامل

Pipelined recursive modified Euclidean algorithm block for low-complexity, high-speed Reed–Solomon decoder

A novel pipelined recursive modified Euclidean (ME) algorithm block for the low-complexity, high-speed Reed–Solomon (RS) decoder is presented. The deeply pipelined recursive structure enables implementation of a significantly low-complexity ME algorithm block with much improved clock frequency. The low-complexity, high-speed RS decoder using the pipelined recursive ME algorithm block has been i...

متن کامل

Reed-Solomon Turbo Product Codes for Optical Communications: From Code Optimization to Decoder Design

Turbo product codes (TPCs) are an attractive solution to improve link budgets and reduce systems costs by relaxing the requirements on expensive optical devices in high capacity optical transport systems. In this paper, we investigate the use of Reed-Solomon (RS) turbo product codes for 40 Gbps transmission over optical transport networks and 10 Gbps transmission over passive optical networks. ...

متن کامل

Algorithm-Based Low-Power/High-Speed Reed–Solomon Decoder Design

With the spread of Reed–Solomon (RS) codes to portable wireless applications, low-power RS decoder design has become important. This paper discusses how the Berlekamp Massey Decoding algorithm can be modified and mapped to obtain a low-power architecture. In addition, architecture level modifications that speed-up the syndrome and error computations are proposed. Then the VLSI architecture and ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007